DVB-S2X Wideband Demodulator IP Core from Creonic Now Available with Time-Slicing Support (Annex M)

2022-08-27 03:53:25 By : Ms. Ailsa Zhang

PowerVR Series9XEP Graphic Processor

Nano power DC-DC converter in TSMC 22ULL with ultra-low quiescent current and high efficiency at light load

DVB-S2X LDPC/BCH Decoder

Alphawave IP Acquisition of OpenFive Approved by All Regulators

Imagination's GPU and AI Accelerator Licensed for the latest AIoT RISC-V-based applications

Alibaba Cloud Unveils Chip Development Platform to Support Developers with RISC-V based High-performance SoCs

SoC Verification Flow and Methodologies

The case for de-integrating embedded Flash

Serial Peripheral Interface. SPI, these three letters denote everything you asked for

Verification of Light Weight Forward Error Correction (FEC) and Strong Cyclic Redundancy Checks (CRC) feature in PCIe 6.0

Introducing the Latest SiFive® Intelligence™ X280 Processor Innovation - the Vector Coprocessor Interface Extension (VCIX)

Hybrid models connect the post-quantum with the classical security

Kaiserslautern, Germany -- July 22, 2021 – Creonic GmbH, the market leader in Satellite Communications IP cores, announced today that its popular 500 MBaud DVB-S2X wideband demodulator is now shipping with the option for time-slicing support according to the DVB-S2 specification, Annex M.

The aim of this feature is to have only one or a few wideband carriers instead of a multiplicity of narrowband carriers, resulting in a better utilization of the frequency spectrum. The extension allows to significantly lower the cost of such receivers over standard wideband DVB-S2X receivers.

To achieve these goals, the physical layer frame header is extended from 90 to 180 symbols. The DVB-S2X demodulator uses a Viterbi decoder to not only retrieve the used physical layer signaling (PLS) from this extended header, but also a time slice number (TSN). The time slice number allows the receiver to determine which frames actually have to be processed by the Creonic DVB-S2X decoder IP core. With this approach, the FEC decoder no longer needs to decode all frames, potentially arriving with a data rate of 4 Gbit/s or more. Instead, the decoder handles only that fraction of the data that is actually needed on this particular modem. The data rate requirements of the decoder can therefore be lowered significantly, reducing its footprint and consequently its costs.

For more information, please visit the product page or contact us.

Creonic is an ISO 9001:2015 certified provider of ready-for-use IP cores for several algorithms of communications such as forward error correction (LDPC, Turbo, Polar), modulation, and synchronization. The company offers the richest product portfolio in this field, covering standards like 5G, 4G, DVB-S2X, DVB-RCS2, DOCSIS 3.1, WiFi, WiGig, and UWB. The products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance. For more information please visit our website at www.creonic.com.

Your Name: Your E-mail address: Your Company address: Your Phone Number: Write your message:

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.

Suppliers, list your IPs for free.